High-Q suspended optical resonators in 3C silicon carbide obtained by thermal annealing

KEITH POWELL,1,2 AMIRHASSAN SHAMS-ANSARI,2 © SMIT DESAI,1 MITCHELL AUSTIN,1 JIANGDONG DENG,3 NEIL SINCLAIR,2,4 MARKO LONČAR,2,5 AND XIAOKE YI1,6

1School of Electrical and Information Engineering, Institute of Photonics and Optical Science, The University of Sydney, NSW 2006, Australia
2John A. Paulson School of Engineering and Applied Sciences, Harvard University, 29 Oxford Street, Cambridge, MA 02138, USA
3Center for Nanoscale Systems, Harvard University, Cambridge, MA 02138, USA
4Division of Physics, Mathematics and Astronomy, and Alliance for Quantum Technologies (AQT), California Institute of Technology, 1200 East California Boulevard, Pasadena, CA 91125, USA
5loncar@seas.harvard.edu
6xiaoke.yi@sydney.edu.au

Abstract: We fabricate suspended single-mode optical waveguides and ring resonators in 3C silicon carbide (SiC) that operate at telecommunication wavelength, and leverage post-fabrication thermal annealing to minimize optical propagation losses. Annealed optical resonators yield quality factors of over 41,000, which corresponds to a propagation loss of 7 dB/cm, and is a significant improvement over the 24 dB/cm in the case of the non-annealed chip. This improvement is attributed to the enhancement of SiC crystallinity and a significant reduction of waveguide surface roughness, from 2.4 nm to below 1.7 nm. The latter is attributed to surface layer oxide growth during the annealing step. We confirm that the thermo-optic coefficient, an important parameter governing high-power and temperature-dependent performance of SiC, does not vary with annealing and is comparable to that of bulk SiC. Our annealing-based approach, which is especially suitable for suspended structures, offers a straightforward way to realize high-performance 3C-SiC integrated circuits.

© 2020 Optical Society of America under the terms of the OSA Open Access Publishing Agreement

1. Introduction

An important goal in the development of integrated photonics is the possibility to achieve integration of efficient functionality between multiple components on a monolithic platform [1]. Applications such as high-speed modulation and efficient frequency conversion together with CMOS compatibility and scalability can create numerous opportunities for integrated photonics [1,2].

Cubic silicon carbide (3C-SiC) has been gaining momentum as a platform to realize many optical functionalities due to its diverse properties. For example, the large second order ($\chi^2$) susceptibility of 34 pm/V [3] and high third order non-linearity ($\chi^3$) [4,5] allows for electro-optic applications and efficient non-linear optical frequency conversion [6]. SiC is a CMOS compatible material [7,8] with several favorable properties such as a wide band-gap [9], absence of two photon absorption at telecom wavelengths [10], high chemical resistance in harsh environments [11], high optical power handling [12], low thermo-optic coefficient [13], high thermal conductivity and large Young’s modulus of 450 GPa [14]. Moreover, various polytypes of SiC are efficient quantum emitters both optically pumped and electrically driven in visible and telecom wavelengths [6,15–20], making SiC ideal for a wide range of applications in integrated optics. Within this frame, 3C-SiC is the only one that can be grown on a host substrate (Si) with the option to grow SiC to an exact thickness required for the targeted application, which
features the advantage of scalability and compatibility with electronic devices [21]. In addition, the isotropic crystal structure and symmetric electro-optic tensor make 3C-SiC attractive for birefringent free electro-optic devices [22,23] and allow for novel quasi-phase matching schemes for efficient second order non-linear processes [24,25].

Recent work on the SiC on-insulator (SiCOI) platforms such as 3C and 4H-SiC have garnered much interest [26–28]. In 3C-SiCOI a flip, bond, etch and polish method was developed to bond 3C-SiC onto an insulating wafer of thermal SiO$_2$ on Si [26]. With this technique the stacking faults and anti-phase boundaries at the SiC-Si interface were removed in the chemical mechanical polishing (CMP) step resulting in a propagation loss of 3 dB/cm [27].

Suspended SiC photonic structures, such as waveguides, micro-disks [29–31] and photonic crystal cavities [32–36] are of interest for opto-mechanical experiments [37], accelerometry, large-surface applications such as sensing, coupling of phonons to quantum emitters [38,39], and control of these emitters using surface acoustic waves [40]. Suspended SiC structures fabricated on standard SiC on Si substrates are compatible with high temperature thermal annealing [41,42]. These are useful for increasing the crystal purity for lowered scattering or absorption losses from imperfect material growth, oxidation-smoothing of sidewalls with oxygen annealing or implantation of ions such as vanadium or rare earths [43].

Up to now, suspended 3C-SiC ring resonators feature optical quality (Q) factors in the range of 11000–24,000 [34,44], where the latest results show waveguides featuring propagation losses of 21 dB/cm using 1550 nm light [34]. Although this is an impressive performance for a hard-to-etch polycrystalline material so far, these propagation losses inhibit suspended 3C-SiC devices for integrated photonic applications. Wet-oxidization [27] and thermal annealing [29] have been applied on 4H-SiCOI microrings and 3C-SiC microdisks respectively to improve their Q-factors, however to date there has no report on dry oxidization of 3C-SiC optical structures in an oxygen atmosphere. In this paper, we show that post fabrication thermal annealing and a new etching process can significantly reduce waveguide loss in these types of structures. A root-mean-squared (RMS) roughness of 2.4 nm is achieved on top of the fabricated waveguide after wafer thinning and etching, which is further reduced to 1.7 nm after annealing. Our results show a reduction in loss from 24 dB/cm to 7 dB/cm at 1550 nm by annealing the waveguides in a high temperature oxygen atmosphere corresponding to an intrinsic (Q) factor of over 41,000. We investigate the mechanisms for annealing-induced loss reduction by x-ray diffraction (XRD), x-ray photoelectron spectroscopy (XPS), atomic force microscopy (AFM), and scanning electron microscopy (SEM) analysis. Our measurements suggest loss reduction occurs from the combination of reduction in surface roughness and enlargement of crystal grains. These effects could also aid in the reduction of crystal defect density such as stacking faults and anti-phase boundaries at the SiC-Si interface that have been shown to occur [45]. Specifically, polycrystalline grains are enlarged as indicated by a 50% reduction in full width half maximum (FWHM) of 3C-SiC intensities of the XRD scans, showing an increase in crystallinity. The combination of the aforementioned effects result in a large reduction in linear propagation loss. Additionally, we perform accurate measurement of the thermo-optic coefficient of $5.7 \times 10^{-5}$/K in the fabricated 3C-SiC waveguides before and after annealing and confirm that our annealing technique does not alter this property.

2. Fabrication method

The devices are fabricated using an etch and undercut method based on the work of Martini et al. [34]. Our modified process employs a new anisotropic as well as isotropic etch followed by thermal annealing as depicted in Fig. 1. A 3.5 µm-thick film of epitaxially-grown 3C-SiC on a 4 inch-diameter silicon wafer (NOVASIC) serves as a handle for the fabricated structures. First, the SiC layer is thinned down to 450 nm using a fluorine-based inductively coupled plasma reactive ion etching (ICP-RIE) process that is optimized for low surface roughness at a rate of ~100 nm/min. Rib waveguides are then patterned on the device layer using a negative-tone
electron-beam resist of hydrogen silsesquioxane (HSQ), (FOX-16, Dow Corning), spun multiple times with heat treatment between each spin to reach the desired thickness of $\sim 2 \mu m$. The thickness of the resist is chosen to allow sufficient dry etching time for a selectivity of 1:4 SiC:HSQ based on our etch recipe, and circumvents the use of a metal hard mask which typically result in higher sidewall roughness. Our resist is exposed by electron beam lithography (EBL) and the exposed resist is developed using a solution of 25% tetramethylammonium hydroxide (TMAH) at room temperature. The cross-section of the pattern is depicted in Fig. 1(a). Next the same etch recipe is used to define the patterned structures into the device layer (Fig. 1(b)), with the remaining HSQ removed by hydrofluoric acid (HF). A second EBL and etching step is required to fabricate partially etched vertical grating couplers (VGCs). These are chosen over fully etched VGCs to prevent cracking of the SiC thin film after undercut. As shown in Fig. 1(c) polymethyl methacrylate (PMMA) (950 series A9, MicroChem) positive-tone resist is used as an etch mask for the VGCs and patterned with EBL and developed in a 1:3 mixture of methyl isobutyl ketone (MIBK) and isopropanol. After the ICP-RIE process, the remaining PMMA in Fig. 1(d) is removed using N-Methyl-2-Pyrrolidone (NMP).

![Schematic representation of the device fabrication process](image)

**Fig. 1.** Schematic representation of the device fabrication process, (a)-(b) rib waveguide etch, (c)-(d) shallow etching of vertical grating couplers, (e)-(j) waveguide undercut process (k) thermal annealing in O$_2$ for sidewall smoothing and crystal defect reduction.

A protective layer of SiO$_2$ is deposited using atomic layer deposition (ALD) to prevent surface damage to the underlying SiC during the undercut etch (Fig. 1(e)). Next, perforations for the undercut that surround the waveguides are patterned using photolithography. A bilayer stack of lift-off resist (LOR) and Shipley positive-tone photoresist (SPTP) are spin coated onto the substrate at a thickness of 300 nm and 2 $\mu$m respectively (Fig. 1(f)). The LOR facilitates lift-off of the hard Shipley resist while providing additional etch resistance. The perforations are first anisotropically etched (Fig. 1(h)) using the aforementioned etch recipe with the remaining resist removed using NMP and piranha solution (1:3 ratio of hydrogen peroxide and sulfuric acid). Next, we perform an isotropic ICP-RIE process to complete the undercut. We develop an alternative
etch recipe to that based on XeF₂ (conventional) due to the availability of process gases and compatibility with standard ICP-RIE chambers. Specifically we use a combination of SF₆ and H₂ in the chamber at high pressure with zero RF bias (Fig. 1(i)). This method achieves high etch rates of \( \approx 2 \, \mu m/s \). Following this step, the protective SiO₂ layer is removed by HF (Fig. 1(j)) and then the substrate is cleaned in piranha solution. The SiC waveguides are then annealed in O₂ atmosphere at 1100°C for 2 hours (Fig. 1(k)). To prevent thermal shock of the substrate, the temperature is ramped up and down at a slow rate. During ramping O₂ was flowed to ensure atmospheric gases do not reach the substrate while it is above room temperature.

### 3. Design and simulation

An array of optical ring resonators based on a rib waveguide etched into a slab with perforations along the full length are designed with various waveguide-ring coupling gaps and waveguide widths. These include five columns of eight resonators with 40 \( \mu m \) radius of each ring, where each resonator is coupled to a single mode bus waveguide with a coupling gap that varies from 100 to 400 nm in steps of 50 nm. The optimal waveguide dimensions are determined by finite element method simulations in COMSOL Multiphysics based on a maximum etch depth of 350 nm, and a sidewall angle of 75.6°. The waveguide dimensions are chosen to provide high confinement with minimal bending loss and single TE-mode operation with an effective refractive index \( (n_{eff}) \) of 2.04. A slab height of 100 nm is found to offer maximum mode confinement while ensuring adequate mechanical support for the structure. As an example, the bus waveguide structure is depicted in Fig. 2(a), which has a top waveguide width of 580 nm. The ring resonators have various waveguide widths featuring a top widths 0.8, 1, 1.5, 1.8 and 2 \( \mu m \) for each column. Uniform pitch VGCs are designed with a partial etch depth of 180 nm, an etch angle of 75.6°, a top

![Fig. 2. Designs of the optical waveguide and vertical grating coupler (VGC). (a) Schematic representation of the etched waveguide structure showing the undercut areas and cross section and normalized electric field magnitude of the fundamental (TE) mode of the single mode waveguide. (b) VGC design showing the dimensions to achieve optimal coupling efficiency and bandwidth. (c) Simulated transmission of the VGC showing a maximum coupling loss of 3 dB.](image-url)
tooth width of 385 nm, a period of 848 nm and a fill factor of 0.45, as shown in Fig. 2(b), which are optimized for maximum optical bandwidth and coupling efficiency for a 8° tilted single mode optical fiber injecting TE-polarized light. Our finite difference time domain (FDTD) simulations predict a −3 dB optical bandwidth of approximate 109 nm (Fig. 2(c)) by using refraction indices of $n_{\text{sic}} = 2.55$, $n_{\text{air}} = 1$, $n_{\text{core}} = 1.45$ and $n_{\text{clad}} = 1.44$, of 3C-SiC, air, the fiber core and cladding respectively.

4. Device characterization

The fabricated devices are characterized using optical microscopy, SEM, AFM, XRD and XPS before and after thermal annealing. An optical microscope image of a single ring structure is shown in Fig. 3(a). The green translucent area surrounding the waveguides is a result of the undercut area, which is visible through the thin SiC slab. SEM images with 30° tilt of the bus waveguide and ring resonator coupling region before and after thermal annealing are shown in Fig. 3(b). A clear reduction in sidewall roughness of the waveguides is observed after the annealing step. The AFM (Asylum Research MFP-3D) is used to measure the surface roughness of the waveguides. The results are shown in Figs. 3(c) and 3(d). The RMS value of the measured top waveguide surface roughness prior to annealing is 2.4 nm for a 2 µm × 0.5 µm area, consistent with that expected from the wafer thinning process and close to the polishing roughness of CMP. The RMS roughness is reduced to approximately 1.7 nm after annealing measured in the same area. Although we could not directly measure the sidewall roughness using the AFM tip available, we could infer a similar reduction in roughness from the oblique interaction of the AFM tip with the edges of the waveguide. Thermal annealing of SiC in an oxygen atmosphere is known to
oxidize the surface layer at relatively low rates [46]. Our measurements suggest that oxidation of 3C-SiC leads to smoothing of the waveguides in a similar manner to that of Si waveguides [47,48]. Oxidation induced smoothing is caused by convex points on the waveguide sidewall being oxidized at a higher rate than concave points due to a greater oxidant supply rate at the convex parts of the surface. This effect results in a reduction in the amount of scattered light at the SiO$_2$/SiC-air interface compared to the SiC-air interface of the non-annealed chip.

It is expected that thermal annealing will increase the crystal grain size and hence reduce magnitude of optical scattering losses at the grain boundaries or reduce the impact of defect-induced absorption from dangling bonds at the boundaries [45,49]. We use XRD to determine the impact of annealing on the overall crystallinity of 3C-SiC at the device layer. Diffractions at angles of 41.83° and 90.37° from the normal correspond to 3C-SiC(200) and 3C-SiC(400) respectively consistent with the wafer orientation of $<100>$ [50–52]. The diffraction spectra before annealing as shown in Fig. 4(a) are found to have wide FWHM of 0.477° and 0.716° indicative of polycrystallinity. After annealing, the positions of the diffraction spectra shown in Fig. 4(b) remain constant, indicative of an intact 3C structure [53]. However, a reduction of FWHM 44.8% and 18.3% of the 3C-SiC(200) and 3C-SiC(400) diffraction intensities, indicates an increase in average grain size.

![Fig. 4. X-ray diffraction measurement of the SiC thin film showing a narrowing of the 3C-SiC(200) and SiC(400) peaks from annealing. (a) Before annealing. (b) After annealing for 2 hours at 1100 °C in O$_2$.](image)

Next, we conduct a surface analysis using an XPS (Thermo Scientific K-alpha) to confirm the growth of SiO$_2$ on the SiC surface after thermal annealing, where the XPS could survey the atoms of elements in top 10 nm. The XPS measurement of the chip prior to annealing is shown in Fig. 5(a) that indicates the following elements and associated electronic configurations: O1s, C1s, Si2s and Si2p. The O1s and Si2s/Si2p intensities represent the presence of SiO$_2$ likely due to a native oxide layer on the SiC surface while Si2s/Si2p and C1s confirms the presence of SiC. However, no carbon is detected after annealing while the density of oxygen increases by more than one order of magnitude, with silicon density unchanged as shown in Fig. 5(b), which indicates an oxide thickness of greater than 10 nm. Our results strongly suggest the formation of
a SiO₂ layer on the SiC due to thermal oxidization in support of our observations from SEM and AFM measurements.

![X-ray photoelectron spectroscopy of the SiC surface indicating a change in surface composition after annealing. (a) Before annealing. (b) After annealing in O₂ at 1100 °C for 2 hours.](image)

**5. Optical characterization**

Critically, we determine the optical quality factor of the fabricated ring resonators prior to and subsequently after annealing to determine any impact of annealing on the waveguide propagation loss. Light is coupled into, and out of, each ring resonator via the VGCs using a two channel fiber array featuring 254 µm fiber pitch and 8° polishing angle which minimize back reflections. The spectral response of each resonator is obtained by varying the wavelength of light from 1500 nm to 1550 nm using a grating-stabilized continuous-wave laser and capturing the output of the resonator using a photodiode. The measured optical coupling loss of each VGC is approximately 5 dB. Moreover, a 97.4% yield of VGCs is achieved across 40 devices on chip. A 50 nm blue-shift of the spectral envelope of the VGC is observed after annealing. The corresponding oxide thickness is determined to be 40 nm using FDTD simulation in Lumerical. The optical spectrum of a ring resonator featuring a waveguide width of 2 µm and a radius of 40 µm is depicted in Fig. 6(a). The comparatively large waveguide width is chosen to reduce the impact of sidewall scattering losses to the inferred Q-factor such that a closer value to intrinsic material limited loss can be inferred. We find that the ring resonator supports three spatial modes and features a free spectral range (FSR) of 3.35 nm (Fig. 6(a)) prior to annealing. Two additional higher-order modes appeared after annealing the resonators are due to a reduction in loss which enables poorly-confined modes to propagate. The FSR reduces slightly to 3.12 nm however the overall extinction ratio goes up indicating conditions closer to critical coupling than prior to annealing. In Fig. 6(b), the linewidth of mode 3 is compared before and after annealing using Lorentz fitting. Note the power variation induced by the slope of the VGC is less than 0.03 dB that is negligible in the fitting. The intrinsic Q factor (Qᵢ) for undercoupled resonators is given by

\[ Qᵢ = \frac{2Q_L}{1 + \sqrt{T}} \]  

where Q_L is the loaded quality factor and T is the on-resonance transmission. We compare the intrinsic Q factor to remove the loading effects of varied coupling gaps and waveguide
**Fig. 6.** Analysis of impact on optical Q factor by thermal annealing. (a) Ring resonator transmission spectrum for ring radius of 40 µm showing 3 resonant modes before annealing and 5 resonant modes after annealing. A blue shift of 1.35 nm is due to annealing. (b) Lorentzian fit of resonance of mode three before (1530.5 nm) and after annealing (1532.7 nm) indicates a significant reduction in linewidth. (c) Box plot of intrinsic Q factors of the fundamental TE mode (mode 1) of each waveguide width before and after annealing showing the median (red line), bottom and top edge of the box (25th and 75th percentiles respectively), whiskers showing the absolute minimum and maximum measured Q factors of 8 resonators per box.

The ring resonators are assumed to be operating in the under-coupled regime, giving a lower-limit to the estimated intrinsic Q factor. For fair comparison, the same spatio-longitudinal mode that features the highest intrinsic Q factor when compared to all other longitudinal modes was compared to that before and after annealing. A 146 pm line-width was measured before annealing, corresponding to an intrinsic Q factor of $1.1 \times 10^4$, which indicates linear propagation losses of around 24 dB/cm. The line width is reduced to 39 pm after annealing, corresponding to an intrinsic Q factor of over $4.1 \times 10^4$, which is the result of an estimated linear propagation loss of 7 dB/cm, a 373% improvement. This improvement in propagation losses is not limited to one device, as loaded Q factors and extinction ratios increased universally across all of the measured devices. The statistical significance is illustrated in Fig. 6(c) that summarizes the intrinsic Q factors of the fundamental TE mode (mode 1) for all five columns of ring resonators with different waveguide widths. The average median intrinsic Q factor before annealing is $0.9 \times 10^4$ across all waveguide widths, with a minimum of $0.61 \times 10^4$ and maximum of $1.7 \times 10^4$. After annealing the average median intrinsic Q factor increased to $2.1 \times 10^4$ with a minimum and maximum Q factor of $1.3 \times 10^4$ and $3.0 \times 10^4$, respectively, producing a 250% increase in average median intrinsic Q factor. No overlap is observed between interquartile ranges of the measured
Q factor before and after annealing, indicating a high statistical significance. The increase in Q factor is consistent with the reduction in surface roughness and improvement in crystallinity that are indicated from AFM, XRD and XPS measurements. Models which predict propagation losses based on surface roughness also indicate that reduced roughness from 2.4 nm to 1.7 nm can lower optical propagation losses [54,55]. We also postulate that the formation of SiO₂ on the waveguides may aid in the reduction of crystal defect density particularly underneath the waveguide where it is highest [26] and oxidation can occur. We believe the oxidation growth on the SiC surface can replace shallow defects in accordance to the thickness of the oxide which help to eliminate some of the scattering induced losses from the crystal defects.

Finally, thermo-optic measurements are performed on one of the fabricated ring resonators prior to and subsequently after annealing to determine any potential impact on the thermal properties of SiC, a distinguishing feature of this crystal which can be used for resonance wavelength tuning with micro heaters [56]. The temperature of the sample is controlled with a variable hot plate and resonance spectra is recorded at regular intervals of 4 K from 298 to 473 K. Slight resonance detuning is observed with annealing as discussed in Section 4, and a red shift accompanies increasing temperature as shown in Fig. 7(a). The temperature-induced resonance detuning is converted into a variation of the refractive index \( \frac{dn}{dT} \) given by

\[
\frac{dn}{dT} = \frac{n_{\text{SiC}} \lambda}{\lambda_0} \frac{d\lambda}{dT}
\]

(2)

where \( \lambda \) is the wavelength, \( n \) is the refractive index, \( T \) is temperature, \( \lambda_0 \) is the resonance wavelength, and the refractive index of SiC (\( n_{\text{SiC}} \)) is set as 2.55 for the wavelength range. Figure 7(b) shows the estimated refractive index change as a function of temperature. By using the linear curve fitting, the thermo-optic coefficients before and after annealing are obtained as \( 5.7 \times 10^{-5} \) K\(^{-1} \) and \( 5.8 \times 10^{-5} \) K\(^{-1} \) respectively, which is only 1.7% variation. Its magnitude is similar to the thermo-optic coefficient of bulk 3C-SiC [13] confirming our thermal annealing approach does not alter the desirable thermal properties of 3C-SiC aside from the desired effects of reduction in waveguide loss.

6. Conclusion

Despite the excellent optical properties of 3C-SiC, inevitable crystal growth defects hinder its development for low loss suspended integrated optical devices. We develop a new anisotropic
etch recipe to achieve low waveguide roughness of 2.4 nm in 3C-SiC with waveguide top-width dimension of 580 nm. With thermal annealing in oxygen atmosphere we reduce the RMS roughness to 1.7 nm, while also lowering the defect density through grain size enlargement and surface oxidation. This results in an overall improvement to crystallinity of the 3C-SiC film which is supported by XRD and XPS analysis. These new techniques enable us to achieve a significant reduction in linear optical propagation losses from 24 dB/cm to 7 dB/cm, corresponding to an optical Q factor of over 41,000 in a suspended waveguide coupled optical ring resonator. Furthermore, by temperature-dependent measurements of the fabricated ring resonators, we measure a low thermo-optic coefficient of $5.8 \times 10^{-5}$ K$^{-1}$ consistent with that of bulk SiC confirming that thermal annealing does not impact the desirable thermal properties of 3C-SiC. Overall, we demonstrate that thermal annealing is an effective method for improving waveguide losses in suspended 3C-SiC photonic structures. Our work paves the way toward low loss suspended devices in 3C-SiC. These devices are important for optomechanical and surface acoustic devices that could utilize the excellent mechanical properties of this platform. Finally, we note that this work may be relevant to other SiC platforms such as SiCOI and polytypes such as 4H, 6H and amorphous SiC.

**Funding**

University of Sydney (Sydney Research Accelerator Fellowship, Harvard University Mobility Scheme, Research Training Program Scholarship); Natural Sciences and Engineering Research Council of Canada (INQNET Research Program); U.S. Department of Energy (DE-SC0019219).

**Acknowledgments**

This work was carried out at the Harvard Center for Nanoscale Systems (CNS), a member of the National Nanotechnology Infrastructure Network (NNIN). The authors would like to thank Guixiong Zhong at CNS for carrying out XRD measurements, Jianfu Wang, Liwei Li and Michael Collins from the University of Sydney for their help with optical waveguides and annealing techniques.

**Disclosures**

The authors declare that there are no conflicts of interest related to this article.

**References**


